A wide interest has been observed to find a low power and area efficient hardware design of discrete cosine transform (DCT)\nalgorithm. This research work proposed a novel Common Subexpression Elimination (CSE) based pipelined architecture for DCT,\naimed at reproducing the cost metrics of power and area while maintaining high speed and accuracy in DCT applications. The\nproposed design combines the techniques of Canonical Signed Digit (CSD) representation and CSE to implement the multiplierless\nmethod for fixed constant multiplication of DCT coefficients. Furthermore, symmetry in the DCT coefficient matrix is used\nwith CSE to further decrease the number of arithmetic operations. This architecture needs a single-port memory to feed the\ninputs instead of multiport memory, which leads to reduction of the hardware cost and area. From the analysis of experimental\nresults and performance comparisons, it is observed that the proposed scheme uses minimum logic utilizing mere 340 slices and\n22 adders. Moreover, this design meets the real time constraints of different video/image coders and peak-signal-to-noise-ratio\n(PSNR) requirements. Furthermore, the proposed technique has significant advantages over recentwell-known methods along with\naccuracy in terms of power reduction, silicon area usage, and maximum operating frequency by 41%, 15%, and 15%, respectively.
Loading....